

FIG.6 PRIOR ART








FIG.7



CHANGE IN SYNC WITH FALLING EDGE OF CLOCK
CHANGE IN SYNC WITH FALLING EDGE OF 4-TIME CLOCK CONTROL METHOD OF CPU CORE IN PRESENT EMBOMDIMENT DATA(N+2) RENEW A-REG PRAM MEM ADR2 ATAMADR1 STA ADR2 SRAM N+2 DATA(N+1) MĘM ADR1 LbA AdR1 ‡ DATA(N) PRAM DECODE INSTRUCTION READ DATA FROM PROGRAM MEMORY CALCULATE ADDRESS WRITE ENABLE (WE) READ PROGRAM COUNTER (PC) ON DATA MEMORY READ DATA FROM DATA MEMORY 4-TIME CLOCK CLOCK A-REG









1 - 1 - Y

